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  Abstract—The photovoltaic (PV) output voltage varies over a 
wide range depending on operating conditions. Thus, the PV-
connected converters should be capable of handling a wide input 
voltage range while maintaining high efficiencies. This paper 
proposes a new series resonant dc-dc converter for PV 
microinverter applications. Compared with the conventional 
series resonant converter (SRC), a dual-mode rectifier (DMR) is 
configured on the secondary side, which enables a twofold voltage 
gain range for the proposed converter with a fixed-frequency 
phase-shift modulation scheme. The zero-voltage switching (ZVS) 
turn-on and zero-current switching (ZCS) turn-off can be 
achieved for active switches and diodes, thereby minimizing the 
switching losses. Moreover, a variable dc-link voltage control 
scheme is introduced to the proposed converter, leading to a 
further efficiency improvement and input-voltage-range 
extension. The operation principle and essential characteristics 
(e.g., voltage gain, soft-switching, and root-mean-square current) 
of the proposed converter are detailed in this paper, and the power 
loss modeling and design optimization of components are also 
presented. A 1-MHz 250-W converter prototype with an input 
voltage range of 17 V – 43 V is built and tested to verify the 
feasibility of the proposed converter. 
 
Index terms— PV microinverter, dc-dc converter, series resonant 
converter, wide input voltage range, 1-MHz frequency. 
I. INTRODUCTION 
Compared with central and string photovoltaic (PV) inverters, 
microinverters are favorable in low-power applications, due to 
the capability of module-level maximum power point tracking 
(MPPT), low installation efforts, easy monitoring and failure 
detection, and low maintenance cost [1]-[3]. Nevertheless, 
certain challenges remain for PV microinverters: 1) the 
efficiency performance of microinverters is relatively low 
compared with string inverters (e.g., the peak efficiency is 
around 99.2 % in [4]); 2) there is a trend that microinverters 
will be incorporated into PV modules in the future [5], [6], 
which implies that microinverters should be more compact (i.e., 
high power density and low profile); 3) panel-embedded micro- 
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Fig. 1.  Configuration of a two-stage grid-connected PV microinverter system. 
inverters may be inevitably heated up by the PV panels, 
accelerating the degradation [7], [8]. Improving the power 
conversion efficiency and reducing power losses can be an 
effective way to enhance the energy yield and reliability of PV 
microinverters [3], [9]. 
In the literature, three power conversion structures can be 
found for PV microinverters, i.e., the high-frequency-link 
(single-stage) microinverter [10], pseudo-dc-link microinverter 
[11], and dc-link (two-stage) microinverter [12], [13]. The dc-
link microinverters have the advantages of simpler structure, 
lower power decoupling capacitance, and easier performance 
optimization for each stage; therefore, recently, they attracted 
much interest [6], [9], [12]-[16]. Fig. 1 shows the configuration 
of a two-stage grid-connected PV microinverter system. 
Typically, the front-end dc-dc converter is controlled to achieve 
the MPPT of the PV module. Depending on the module 
characteristics and the operating conditions (i.e., the solar 
irradiance and ambient temperature), the output voltages of PV 
modules at maximum power points vary over a wide range (e.g., 
20-40 V). Therefore, the dc-dc converter should be able to 
handle a wide input voltage range while maintaining high 
efficiencies. It is also required that the dc-dc converter should 
boost the low-voltage (< 50 V [6]) PV module output to a 
desired high voltage (at the dc link) in order to feed a grid-
connected or standalone inverter [17]. Preferably, a high-
frequency transformer is inserted into the front-end dc-dc stage 
to achieve the galvanic isolation, leakage current elimination, 
and a high voltage-boost ratio [13]. Furthermore, in order to 
reduce the system profile, it is required to increase the switching 
frequency and/or adopt low-profile passive components (e.g., 
planar magnetics [18] and low-profile decoupling capacitors 
[19]). 
Traditional flyback converters with snubbers or active 
clamping circuits are simple in topology and low in cost; 
therefore they are adopted as the front-end dc-dc stage in some 
microinverters [20], [21]. However, the voltage stress of the 
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primary switches is high and thus low-voltage MOSFETs with 
low on-state resistances cannot be used [22], [23]. In the phase-
shift full-bridge dc-dc converter, the primary switches can 
achieve zero-voltage-switching (ZVS); however, it is 
challenged when operating in a wide voltage gain range, e.g., 
the narrow ZVS range for the lagging leg switches, duty cycle 
loss, large circulating current, and voltage spikes across the 
output diodes [24]. 
The LLC resonant converter is a promising topology in terms 
of high efficiency and high power density [24]-[27]. However, 
the primary concern for this topology is that the voltage gain 
range is not wide and thus hybrid control schemes [28]-[30] 
have to be applied, which increases the realization complexity 
of the MPPT. For instance, a full-bridge LLC resonant 
converter is designed for PV applications in [28]; however, the 
burst mode control has to be used in addition to the variable 
frequency control. In [29], a hybrid control combining the 
pulse-frequency modulation (PFM) and phase-shift pulse-width 
modulation (PS-PWM) is employed to a full-bridge LLC 
resonant converter to improve the efficiency, but the control 
complexity is significantly increased as well. 
In addition to the hybrid control schemes, many modified 
LLC resonant converter topologies have been proposed [17], 
[31]-[41]. Structural modifications can be made to the primary-
side inverter [31]-[35], the secondary-side rectifier [36]-[38], 
and the transformer/resonant tank [39]-[41]. Instead of the 
conventional half-bridge or full-bridge structure, a variable 
frequency multiplier is applied to the LLC resonant tank to 
extend the voltage gain range while maintaining high 
efficiencies [32]. In [33], the primary-side full-bridge inverter 
is replaced by a dual-bridge inverter; thus, a multi-level ac 
voltage can be applied to the resonant tank, and a twofold 
voltage gain range can be achieved; however, the primary-side 
switches have high turn-off currents, and may suffer from high 
off-switching losses when operating in high step-up 
applications (e.g., PV microinverters). By combining a boost 
converter with an LLC resonant converter, two current-fed LLC 
resonant converters are proposed in [34], [35]. Nevertheless, the 
primary-side switches share uneven current stresses, which may 
lead to high conduction losses as well as high off-switching 
losses. To avoid the high off-switching losses on the high-
current primary-side switches, [36]-[38] propose secondary-
rectifier-modified LLC resonant converter topologies. 
Specifically, in [36] and [37], two diodes in the full-bridge 
rectifier are replaced with two active switches, yielding a 
controllable rectifier. In [38], two active switches are utilized to 
obtain a reconfigurable voltage multiplier rectifier, leading to a 
squeezed switching frequency range and improved efficiencies 
over a wide input voltage range; notably, the number of rectifier 
components is high (8 diodes + 2 active switches + 6 capacitors), 
and thus this topology may not be cost-effective for PV 
microinverter applications. Furthermore, [39]-[41] modify the 
transformer and resonant tank to extend the voltage gain range 
of the LLC resonant converter. In [39], an auxiliary transformer, 
a bidirectional switch (implemented with two MOSFETs in an 
anti-series connection), and an extra full-bridge rectifier are 
added to the conventional LLC resonant converter. Thus, the 
equivalent transformer turns ratio and magnetizing inductance 
can be adaptively changed in order to achieve a wide voltage 
gain range; however, the component count is high and the 
transformers utilization ratio is relatively low. To address the 
issues in [39] as well as to maintain high efficiencies over a 
wide input voltage range, Sun et al [41] proposes a new LLC 
resonant converter with two split resonant branches; in this way, 
two operation modes, i.e., the low- and medium-gain modes, 
are enabled, and the gain range for mode transition is 1.5 times, 
leading to a smoother efficiency curve over the gain range. 
Moreover, in [40], a new transformer plus rectifier structure 
with fractional and reconfigurable effective turns ratios is 
proposed for a widely varying voltage gain. 
As aforementioned, there is a trend to increase the switching 
frequency and lower the converter profile such that the 
microinverter can be mechanically and physically integrated 
with a PV module [5], [6]. Therefore, the MHz operation and 
design optimization of resonant dc-dc converters [42]-[48] are 
becoming attractive to achieve so. Notably, the reported peak 
efficiency of a 1-MHz LLC resonant converter has reached 
97.6 % with an optimal design of the integrated planar matrix 
transformer [46]. However, the voltage conversion ratios in 
these systems are fixed [43]-[48] or vary within a narrow range 
(± 5%) [42], which is not suitable for PV microinverter 
applications where the dc-dc stage should handle a wide voltage 
gain range. 
In light of the above, this paper proposes a new dual-mode 
rectifier (DMR) based series resonant dc-dc converter for PV 
microinverter systems. A twofold voltage gain range can be 
achieved with a fixed-frequency phase-shift modulation 
scheme. The active switches can turn on under zero-voltage 
switching (ZVS) and the rectifier diodes can turn off under 
zero-current switching (ZCS), leading to minimized switching 
losses. Also, a variable dc-link voltage control is applied, 
yielding a significant efficiency improvement and input-
voltage-range extension. The experimental tests on a 1-MHz 
microinverter prototype show that the proposed converter can 
achieve high efficiencies over a wide input voltage range, i.e., 
17 V – 43 V. 
This paper is an expansion of our previous conference 
publication in [49] by adding two topology derivatives, detailed 
characteristics analysis, power loss modeling and design 
optimization of components, and 1-MHz experimental 
verifications. The contributions of this paper are summarized as: 
i) three DMR-based series resonant dc-dc converter topologies 
are proposed for PV microinverter systems; ii) the operation 
principle, critical characteristics (including voltage gain, root-
mean-square current, and soft switching), and design 
optimization of the basic DMR series resonant converter are 
analyzed in detail; iii) a variable dc-link voltage control is 
introduced to the proposed converter; iv) a 1-MHz 
microinverter prototype is built and tested to verify the 
feasibility of the proposed converter. 
The remainder of this paper is organized as follows. Section 
II presents the operation principles of the proposed converter. 
In Section III, the key operating characteristics are analyzed and 
parameter design guidelines are presented. Then, the power loss 
modeling and design optimization of main components are 
performed in Section IV. After that, the control strategy, 
modulation implementation and extensive experimental tests 
are provided in Section V. Finally, conclusions are drawn in 
Section VI. 
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Fig. 2. Schematic of the proposed dual-mode rectifier based series resonant dc-
dc converter. 
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Fig. 3. Schematics of the extended series resonant converter topologies with 
dual-mode rectifiers for high-voltage output applications: (a) extended topology 
A and (b) extended topology B. 
II. OPERATION PRINCIPLES OF THE PROPOSED CONVERTER 
A. Topology Description and Operation Modes 
    The proposed DMR-based series resonant converter (DMR-
SRC) is shown in Fig. 2. The DMR is implemented by adding 
a pair of anti-series transistors (S5-S6) between the midpoints of 
the diode leg (D3-D4) and the output capacitor leg (Co1 and Co2). 
Thus, two rectifier modes can be achieved by controlling the 
anti-series transistors S5-S6: 
  1) Half-Bridge Rectifier (HBR) mode: when the anti-series 
transistors S5-S6 are triggered on, a half-bridge rectifier (voltage 
doubler) consisting of D1, D2, S5, S6, Co1 and Co2 presents on the 
secondary side; 
  2) Full-Bridge Rectifier (FBR) mode: when S5-S6 are disabled, 
there is a full-bridge rectifier (D1-D4) on the secondary side. 
Inspired by the dual-mode rectification concept, two 
extended series resonant dc-dc converters are derived for high-
voltage output applications, as shown in Fig. 3. All the 
secondary diodes and transistors only need to withstand half of 
the output voltage Vo. By controlling the secondary-side active 
switches S5 and S6, a dual-mode rectifier can be formed on the 
secondary side, and therefore a wide voltage gain can be 
achieved. Nevertheless, this paper will only focus on the basic 
topology shown in Fig. 2. 
    A fixed-frequency phase-shift modulation is applied to the 
proposed DMR-SRC, as illustrated in Fig. 4. The primary-side 
diagonal switches are driven synchronously, and the upper and 
lower switches of each leg are phase-shifted by . On the 
secondary side, the turn-on instant of S5 is synchronized with 
that of S2 and S3, but the turn-off of S5 is lagged by a phase of  
with respect to that of S2 and S3. The gate signal of S6 is shifted 
by a phase of  with that of S5. It is noted that the fixed-
frequency phase-shift modulation scheme is also applicable to 
the two extended topologies shown in Fig. 3(a) and (b). 
With this modulation scheme, the voltage across the 
midpoints of the two primary-side switch legs, i.e., vab, is an ac 
square wave (with an amplitude of Vin) which applies to the 
transformer. In addition, the switching frequency fs is equal to 
the series resonant frequency of the resonant inductor Lr and 
capacitor Cr, i.e., 1 / (2 )s r r rf f LC . 
The primary-side transformer current ip is the sum of the 
magnetizing current iLm and the resonant current iLr referred to 
the primary side, i.e., 
 ( )p Lm Lri n i i   (1) 
where n represents the transformer turns ratio. 
The waveform of capacitor voltage vCr has half-wave 
symmetry, i.e., ( ) ( / 2)Cr Cr sv t v t T . Thus, the charge 
variation of the resonant capacitor over half a switching cycle 
[0, Ts/2] can be obtained as 
0
/2 /2 /2
0 0 0
/2 /2
0 0
[ ( / 2) (0)] 2
( )
( )d d ( )d
( ) 2
d [ ( )]d
2 2
s s s
s s
hs Cr s Cr r Cr r
T T Tp
Lr Lm
T Tp s
in p
in s r in
q v T v C V C
i t
i t t t i t t
n
i t T P
t V i t t
n nV T nfV
 
 (2) 
where VCr0 denotes the initial resonant capacitor voltage at t = 
0 (see Fig. 4), and P is the transferred power. 
    The voltage gain of the converter and the inductors ratio of 
Lm to Lr are defined as G = Vo/(nVin), and m = Lm / Lr, 
respectively. The quality factor is denoted as Q = Zr/Ro = 
P/(Vo
2/Zr), in which the characteristic impedance 
/r r rZ L C . Thus the quality factor Q is also termed as the 
normalized power. 
    The initial capacitor voltage VCr0 can be obtained from (2) as 
 0 4 2
o
Cr
r r in
GQVP
V
nf C V
  (3) 
    The magnetizing current iLm can be expressed as 
 
0 0( )
in in
Lm Lm Lm
r r r
nV nV
i I I
m L mZ
  (4) 
where rt  with 2r rf  being the resonant angular 
frequency, and ILm0 represents the initial magnetizing current at 
 = 0. The peak magnetizing current ILmpk is reached at  = , 
i.e., ILmpk = iLm(). Due to the half-wave symmetry of the 
magnetizing current iLm, we have 
 0 (0) ( )Lm Lm Lm LmpkI i i I  (5) 
Substituting (5) into (4) yields the peak and initial magnetizing 
currents, i.e., 
 
0 2 2
in o
Lmpk Lm
r r
nV V
I I
mZ mZ G
  (6) 
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Fig. 4.  Fixed-frequency phase-shift modulation for the proposed converter 
shown in Fig. 2 and key operating waveforms. 
 
B. Operation Principle 
The key operating waveforms of the proposed DMR-SRC are 
shown in Fig. 4. Neglecting the deadtime, six stages can be 
identified over one switching cycle. Due to the symmetry of 
operation, only stages I-III over the first half switching cycle [0, 
] are described. 
Stage I (  [0, ], see Figs. 4 and 5(a)): Before the time 
instant 0, S2, S3 and S5 are conducting. At  = 0, S2 and S3 are 
turned off, the negative magnetizing current ILm0 begins to 
charge/discharge the parasitic output capacitors (Coss1-Coss4) of 
primary-side switches, such that S1 and S4 can achieve ZVS-on. 
During this stage, S5 is turned on, and a half-bridge rectifier is 
formed on the secondary side. The voltage vcd is clamped by 
half of the output voltage Vo/2. The resonant inductor Lr and 
capacitor Cr resonate, and the resonant current iLr starts 
increasing from zero. When the parasitic output capacitor of S6, 
i.e., Coss6, is fully discharged, the antiparallel diode of S6 begins 
to conduct. Thus, ZVS-on of S6 can be achieved subsequently 
by applying the turn-on gate signal. The governing differential 
equations in this stage are obtained as 
S1
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Fig. 5. Equivalent circuits of the proposed converter over the first half switching 
cycle [0, ]. (a) Stage I: [0, ], (b) Stage II: [, a], and (c) Stage III: [a, ]. 
 
 
d ( )
( ) ( ) ( )
d
/ 2 ( )
d ( )
( )
d
Lr
r r ab cd Cr
in o Cr
Cr
r r Lr
i
L nv v v
nV V v
v
C i
  (7) 
Considering the initial conditions 0(0)Cr Crv V  and 
(0) 0Lri , (7) can be solved as 
 
1 1
1
( ) ( / )sin sin
( ) cos / 2
Lr r
Cr in o
i r Z A
v r nV V
  (8) 
where 1 0/ 2in o Crr nV V V , and 1 1 / rA r Z . 
Stage II (  [, a], see Figs. 4 and 5(b)): At  = , S5 is 
turned off, the resonant current is diverted from S5-S6 to D4, and 
a full-bridge rectifier is presented on the secondary side. Thus, 
the ac voltage vcd is equal to the output voltage Vo, causing the 
resonant current to decrease sinusoidally. The governing 
differential equations in this stage are 
 
d ( )
( ) ( ) ( )
d
( )
d ( )
( )
d
Lr
r r ab cd Cr
in o Cr
Cr
r r Lr
i
L nv v v
nV V v
v
C i
  (9) 
The inductor current and capacitor voltage at  = , i.e., ( )Lri  
and ( )Crv , can be obtained from (8). Then, (9) can be solved 
as 
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Fig. 6. Analytical and simulated results for the normalized voltage gain G with 
respect to the phase shift    at different quality factors. 
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Fig. 7. Voltage gain characteristics of the full-bridge series resonant dc-dc 
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switching frequency fn is based on the series resonant frequency of the resonant 
tank. 
 
 
2
2
2( ) sin( ( )cos(
( ) cos( (
) ) sin( )
) si ( )) n i
Lr Lr
r
Cr Lr r n o
A
nV
r
i i
V
Z
v r i Z
 (10) 
where 2 ( )in o Crr nV V v , 
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2 2( / ) ( )r LrA r Z i , 
and 2 2arccos[( / ) / ]rr Z A . 
    Stage III ([a, ], see Figs. 4 and 5(c)): When the resonant 
current iLr falls to zero at  = a, D1 and D4 turn off under ZCS. 
Thus, the resonant tank is prevented from resonance and the 
resonant current and voltage are kept at 0 and VCr0, respectively. 
The output capacitors are discharged to supply the load. 
III. CHARACTERISTICS OF THE PROPOSED CONVERTER 
    In this section, the characteristics of the proposed converter 
are analyzed in detail in terms of the DC voltage gain, RMS 
currents, and the soft-switching performance. Additionally, 
basic design guidelines are also presented. 
A. DC Voltage Gain 
Because of the half-wave symmetry of both the resonant 
inductor current iLr and the capacitor voltage vCr, we have 
 
0
( ) (0) 0
( ) (0)
Lr Lr
Cr Cr Cr
i i
v v V
 (11) 
Solving (3), (8), (10), and (11) yields the expressions for the 
voltage gain G and phase angle α as 
2
2
2
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2 2
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Q Q
K
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where 
2 28 (2 cos cos 2) (1 cos )K Q Q . 
    According to (12), the voltage gain can be depicted in Fig. 6. 
It can be seen that the range of the voltage gain is always 
between 1 and 2 irrespective of the quality factor (i.e., the load). 
It should be noted that the inductors ratio m = Lm/Lr does not 
affect the voltage gain. Therefore, the magnetizing inductance 
can be designed as a large value under the condition that the 
ZVS-on of primary-side switches can be achieved. Circuit 
simulations of the proposed converter are conducted, and the 
results are also presented in Fig. 6, which validates the obtained 
analytical gain model (12). 
    To compare, the voltage gain characteristics of the full-
bridge series resonant converter (SRC) [50] and the full-bridge 
LLC resonant converter [25] are shown in Fig. 7. For the PFM 
controlled SRC, the light-load gain range is narrow (e.g., 0.85-
1 at a light load Q = 0.1) even within a wide normalized 
switching-frequency range fn  [1, 5]. The PFM-controlled 
LLC resonant converter has improved gain characteristics. 
However, the heavy-load gain range is still narrow (e.g., 1-1.47 
at a heavy load Q = 0.3). In order to have a high full-load gain 
peak, the characteristic impedance Zr has to be decreased, 
resulting in a wider frequency range and/or increased 
conduction losses. 
With the fixed-frequency PWM or phase-shift modulation 
(PSM) control, the gain ranges of the SRC and the LLC 
resonant converter are extended. However, the variation of the 
duty cycle D is also wide. When the duty cycle D is small, the 
conduction losses will rise and the soft-switching condition will 
be lost, because the peak magnetizing current is reduced 
dramatically in this case. In addition, when controlled with the 
PWM or PSM scheme, the primary-side (low-voltage and high-
current side) switches of the SRC and LLC converter have to 
turn off at a large current, and thus the off-switching loss is 
large. By contrast, the peak magnetizing current of the proposed 
resonant converter does not vary significantly with respect to 
the voltage gain G: the variation range of ILmpk is twofold 
according to (6). Therefore, the ZVS-on of the primary-side 
switches can be achieved while keeping the magnetizing  
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TABLE I 
COMPARISON OF BILL OF MATERIALS OF FIVE TOPOLOGIES 
Components 
Full-
bridge 
SRC 
[50] 
Full-
bridge 
LLC 
resonant 
converter 
[25] 
Proposed 
DMR-
based 
SRC 
(Fig. 2) 
Proposed 
DMR-
SRC 
derivatives 
A and B 
(Fig. 3) 
Primary-
side active 
switch 
Count  4  4  4  4 
Voltage 
stress 
Input 
voltage 
Input 
voltage 
Input 
voltage 
Input 
voltage 
Secondary-
side active 
switch 
Count 0 0  2  2 
Voltage 
stress 
— — 
Half of 
output 
voltage 
Half of 
output 
voltage 
Diode 
Count  4  4  4  2 
Voltage 
stress 
Output 
voltage 
Output 
voltage 
Output 
voltage 
Half of 
output 
voltage 
Transformer  1  1  1  1 
Resonant inductor  1  1  1  1 
Resonant capacitor  1  1  1  1 
Output 
capacitor 
Count  1  1 
 2 in 
series 
 2 in 
series 
Voltage 
stress 
Output 
voltage 
Output 
voltage 
Half of 
output 
voltage 
Half of 
output 
voltage 
 
inductance large. Moreover, the primary-side switches in the 
proposed converter are turned off at the small peak magnetizing 
current; thus, the off-switching loss is small as well. 
Furthermore, the bill of materials (BOM) of the five 
topologies, i.e., the full-bridge SRC [50], the full-bridge LLC 
resonant converter [25], the proposed DMR-based SRC (see Fig. 
2), and the derivatives A and B of the DMR-based SRC (see Fig. 
3), is shown in Table I. The differences between the proposed 
and conventional topologies are highlighed in red. Compared 
with the conventional SRC and LLC resonant converter, the 
proposed DMR-based SRC (see Fig. 2) has a higher component 
count. More specifically, two active switches withstanding half 
of the output voltage are added on the secondary side, and the 
output capacitor is split into two low-voltage ones. Likewise, 
the proposed DMR-SRC derivatives A and B (see Fig. 3) also 
employ two secondary-side switches and two output capacitors 
in series. However, the secondary-side diode count is reduced 
from 4 to 2, and the voltage stress of the diodes is only half of 
the output voltage, which is beneficial to cost reduction. 
B. RMS Currents 
    The secondary and primary transformer RMS currents can be 
obtained by 
 
2
, 0
2
, 0
1
( )
1
( ) ( )
Lr rms Lr
p rms Lr Lm
I i d
I i i d
  (13) 
The final expressions of ILr,rms and Ip,rms are given in Appendix 
as (39). Fig. 8 shows the normalized RMS currents at different 
quality factors. The current normalization base is Vo/Zr. It can 
be seen in Fig. 8 that at heavy loads, the RMS resonant current 
ILr,rms increases with respect to the voltage gain. The reason is 
that when the gain increases, the input voltage decreases and 
thus the RMS current increases if the power is fixed. However, 
at light loads, the RMS current firstly increases and then  
 
Fig. 8. Primary and secondary transformer RMS currents with respect to the 
voltage gain at m = 6. 
(a)   
(b)    
Fig. 9.  Full-load RMS currents with respect to the characteristic impedance Zr 
at different voltage gains. (a) Secondary-side RMS current ILr,rms; (b) Primary-
side RMS current Ip,rms. 
decreases. This is because the angle a (see Fig. 4) is small at 
light loads when the voltage gain is in the middle area. A 
smaller a means a larger RMS current if the power is fixed. For 
the primary transformer RMS current Ip,rms, it is overall rising 
as the voltage gain G increases. However, at light loads, Ip,rms 
becomes flat with respect to G. When comparing the two RMS 
currents, it can be obtained that the difference between them is 
small. It is because the inductors ratio m = Lm/Lr can be designed 
to be large for the proposed converter. 
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Fig. 10.  ZVS mechanism of primary and secondary transistors (see Fig. 10): (a) 
ZVS turn-on of S1 and S4 at  t = 0, and (b) ZVS turn-on of S6 at  t = 0. Coss1-Coss4, 
CossD1-CossD4, and Coss5-Coss6 are the parasitic capacitances of transistors and 
diodes. 
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Fig. 11.  Operating waveforms of the proposed converter considering the 
deadtime and output capacitances of transistors and diodes. 
 
For the proposed converter, the characteristic impedance Zr 
has a significant impact on the RMS current characteristics 
when the load is fixed. Fig. 9 shows the full-load RMS current 
curves under different characterisitc impedances Zr and voltage 
gains G. As can be seen, the full-load RMS currents decrease 
with respect to the increase of the characteristic impedance Zr 
except for G = 1 and G = 2 in Fig. 9(a). Considering the 
conduction losses, the characteristic impedance Zr should be 
designed as large as possible. Moreover, when the resonant 
frequency is fixed, a larger Zr means a larger Lr, which is 
beneficial to the short-circuit current suppression. However, a 
larger Zr also leads to a larger ac voltage ripple and a higher 
voltage peak over the resonant capacitor Cr. Therefore, a 
tradeoff should be made in practice. 
C. Soft-Switching 
Ideally, the primary and secondary MOSFETs can achieve 
the ZVS turn-on if ip(0) and -iLr(d) (see Fig. 4) are negative, as 
analyzed in Section II-B. This ideal ZVS condition always 
holds, as indicated by (6) and (8). In practice, however, there 
are parasitic output capacitances in parallel with MOSFETs and 
diodes. Therefore, a certain amount of charge is required to 
fully discharge the output capacitance of the MOSFET during 
the deadtime interval, such that its antiparallel diode will 
conduct before the turn-on signal is applied [51]. Fig. 10 shows 
the ZVS mechanism of the primary and secondary transistors, 
and Fig. 11 illustrates the operating waveforms considering the 
deadtime and output capacitance of transistors. During the 
deadtime intervals, the output capacitances of the transistors are 
charged or discharged with ip, iLm and/or iLr. It is assumed that 
Coss1 = Coss2 = Coss3 =Coss4 =Coss,P, Coss5 = Coss6 = Coss,S, and CossD1 
= CossD2 = CossD3 = CossD4 =Coss,D. Then, the voltage change and 
charge required for the ZVS-on can be obtained, as summarized 
in Table II. 
    Primary-Side ZVS: The ZVS-on realization of S1 requires a 
complete charging of Coss1 and a complete discharging of Coss2 
during the deadtime interval td,P, as shown in Fig. 10 (a) and Fig. 
11. The total required charge qreq.P (see Table II) can be divided 
into qreq.P/2 within [0, td,m] and qreq,P/2 within [td,m, td,P], as 
illustrated in Fig. 11. Due to the high nonlinearity of the 
parasitic output capacitance with respect to the drain-source 
voltage, the current waveforms iLm and ip will not be distorted 
significantly during the deadtime interval [52]. 
    To achieve the complete charging and discharging of output 
capacitances, the charge provided by the currents iLm and ip (see 
Fig. 11) during the deadtime interval [0, td,P] should satisfy 
, ,
, , , ,
, ,
,
00 0
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,
0 10
( )
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d m d m
d P d m d P d m
d P d m
t t req Pin
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t t t t
p r r Lm r
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qnV
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qnV
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(14) 
From (14), it is obtained that the inductors ratio m should be 
designed according to 
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,
2 (2 )
8 [ (
min
1) 2]
d in d r
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in rr r d
nt V t
q Z nV
L
t G GQ
m
L
  
(15) 
    Secondary-Side ZVS: Before the output rectifier conducts, 
e.g., before t = 0 in Fig. 11, a capacitor network composed of 
CossD1-CossD4 and Coss6 presents on the secondary side, as shown 
in Fig. 10 (b). By applying the Kirchhoff’s voltage and current 
laws to the capacitor network, the steady-state capacitor 
voltages (i.e., the voltages at t = 0), can be obtained as 
 
1,0 ,0
2,0 ,0
3,0 ,0
4,0 ,0
5,0
6,0 ,0
/ 2 (1 )
/ 2 (1 )
/ 2
/ 2
0
D o cd
D o cd
D o cd
D o cd
dsS
dsS cd
V V V
V V V
V V V
V V V
V
V V
  (16) 
where 
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TABLE II 
REQUIRED MINIMUM CHARGE TO ACHIEVE ZVS FOR DIFFERENT SWITCH LEGS. 
Commu-
tation mode 
Current to 
achieve 
ZVS 
Output 
capacitor 
Initial capacitor 
voltage at t = 0 
Final capacitor 
voltage at t = 
td,p or td,s 
Absolute charge 
variation of a capacitor 
Charge 
variation of 
an HB/T-type 
leg 
Minimum charge qreq for 
ZVS-ON of all switches 
Primary 
side ZVS 
(see Fig. 
9(a)) 
iLm and ip 
HB 
leg 1 
Coss1 Vin 0 VinCoss,P 
2VinCoss,P 
qreq,P = 2VinCoss,P 
Coss2 0 Vin VinCoss,P 
HB 
leg 2 
Coss3 0 Vin VinCoss,P 
2VinCoss,P 
Coss4 Vin 0 VinCoss,P 
Secondary 
side 
ZVS 
(see Fig. 
9(b)) 
iLr 
HB 
leg 3 
CossD1 0.5Vo – (1–g)Vcd0 0 [0.5Vo – (1–g)Vcd0]Coss,D [0.5Vo – (1–
g)Vcd0]Coss,D 
qreq,S = max{[0.5Vo –  
(1–g)Vcd0]Coss,D,  
-gVcd0 (2Coss,D + Coss,S)} 
CossD2 0.5Vo + (1–g)Vcd0 Vo [0.5Vo – (1–g)Vcd0]Coss,D 
T-
type 
leg 
Coss D3 0.5Vo + gVcd0 0.5Vo –gVcd0Coss,D 
–gVcd0(2Coss,D 
+ Coss,S) 
Coss D4 0.5Vo – gVcd0 0.5Vo –gVcd0Coss,D 
Coss5 0 0 0 
Coss6  –gVcd0 0 –gVcd0Coss,S 
 
Area of complete 
ZVS-on
Boundary between complete 
and incomplete ZVS-on
Area of incomplete 
ZVS-on
 
Fig. 12.  Ranges of complete ZVS-on and incomplete ZVS-on for S5 and S6. 
The shaded area represents the range of incomplete ZVS-on, and the solid red 
line is the boundary between the complete and incomplete ZVS-on ranges. 
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    The turn-on of S6 lags the turn-off of S2&S3 with a deadtime 
td,s = d,s / wr, and the turn-on of S5 lags the turn-off of S1&S4 
with the same deadtime td,s = d,s / wr, as shown in Fig. 11. At t 
= td,s, the secondary-side capacitors reach new steady states with 
the final voltages showing in Table II. Then, the absolute charge 
variation of each capacitor and the minimum charge qreq,S 
required for the secondary-side ZVS-on can be obtained, as 
listed in Table II. To achieve the ZVS-on operation for the 
secondary transistors S5 and S6, the charge provided by the 
resonant current should be larger than the required one qreq,S, i.e., 
 
/( ) /( )
10 0
/( )
2 ,/( )
( ) sin( )
sin( )
r r
r
r
t t
Lr r r
t
r req St
i t dt A t dt
A t dt q
  (18) 
Simplifying (18) yields the practical complete ZVS-on 
conditions for S5 and S6, i.e., 
1 2 ,(1 cos ) [cos( ) cos( )] r req SA A q   (19) 
    If (19) is not satisfied, S5 and S6 will withstand incomplete 
ZVS-on. Nevertheless, the drain-source voltage of S5 and S6 is 
low, i.e., ≤ Vo/2. Therefore, the turn-on losses are not significant 
even operating under an incomplete ZVS-on condition. Based 
on (19), the areas for the complete ZVS-on and incomplete 
ZVS-on of S5 and S6 can be obtained, as shown in Fig. 12. It is 
seen that the incomplete ZVS-on occurs only when the quality 
factor Q (i.e., the load) is very low (e.g., Q < 0.007 at G = 2). 
D. Design Guidelines 
The flowchart of the design process for the main components 
of the proposed converter is shown in Fig. 13. Before the design, 
system specifications, e.g., the most possible PV voltage range, 
nominal output (dc-link) voltage, and maximum output power, 
are determined. Then, the voltage stresses of semiconductor 
devices and output capacitors can be obtained based on Table I. 
After that, the component parameters, e.g., output capacitances 
Co1-Co2, transformer turns ratio n, magnetizing inductance Lm, 
and resonant tank (Lr and Cr) can be determined. Subsequently, 
the current stresses of the main components can be calculated 
based on the mathematic models built in Sections II and III. 
Finally, the component selection and design optimization can 
be performed. 
The parameter determination process is detailed as follows. 
1) Output (DC-Link) Capacitances 
The output capacitors of the proposed dc-dc converter also 
act as an energy buffer in the two-stage PV microinverter. The 
instantaneous feeding power to the grid contains a fluctuating 
power at twice the line frequency, whereas the PV output is dc 
power. Thus, the output (dc-link) capacitors are used to 
decouple the power mismatch. The electrical stresses over the 
dc-link capacitors can be calculated as [53] 
 
0
,
/ (2 )
/ ( 2 )
o o o
Co rms o
V P f C V
I P V
 (20) 
where f0 represents the line frequency, P is the average power 
injected to the grid, the equivalent output (dc-link) capacitance 
Co = 1/(1/Co1 + 1/Co2), ΔVo is the peak-to-peak ripple of the 
output voltage Vo, and ICo,rms is the RMS current flowing 
through the output (dc-link) capacitors. Considering a 6%-
voltage ripple on the dc-link voltage, the required minimum 
capacitance output capacitance equals 83 F. In this design, two 
low-profile (height: 1.5 cm) 250-V 180-F electrolytic 
capacitors are adopted and connected in series. 
2) Transformer Turns Ratio and Magnetizing Inductance 
The transformer turns ratio n is determined by 
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Fig. 13.  Flowchart of the design process for the main components of the 
proposed converter. 
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where Np and Ns are the numbers of primary and secondary 
winding turns. Considering the ranges of the voltage gain G (see 
Fig. 6) and the input voltage Vin (see Fig. 13), the transformer 
turns ratio n is chosen as 10. 
    For the magnetizing inductance Lm, it is used to assist the 
primary-side switches achieve the ZVS-on. A smaller Lm leads 
to a higher magnetizing current, thereby being beneficial to 
ZVS-on. However, the conduction loss will be increased due to 
the higher circulating current (i.e., magnetizing current). 
Therefore, the design principle of Lm is that it should be possibly 
large under the premise that the ZVS-on of S1-S4 can be 
achieved, as illustrated by (15). 
3) Resonant Inductance and Capacitance 
    As analyzed in Section III-B, a trade-off between the RMS 
currents and the resonant capacitor voltage ripple (or peak 
voltage) should be made for the design of the characteristic 
impedance Zr. Meanwhile, it is seen from Fig. 9 that the RMS 
current curves become flat when Zr exceeds a certain value (e.g., 
175 ~ 225 ), which means that increasing Zr cannot further 
reduce the conduction losses. Therefore, the design of Lr and Cr 
follows 
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Solving (22) and considering the availability of resonant 
capacitors yield Lr = 34 H and Cr = 7.5 nF. 
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Fig. 14.  (a) Microscopy images of four 650-V GaN dies [58]; The total die area 
of GS66508P (12.3 mm2 [59]) is almost twice of GS66504B (6.1 mm2 [60]). (b) 
Market price of GaN Systems’ 650-V GaN eHEMTs with different numbers of 
die units; the survey was conducted at Mouser ElectronicsTM in 2017. 
IV. POWER LOSS MODELING AND DESIGN OPTIMIZATION 
A. Power Semiconductors 
1) Primary-Side Switches S1-S4 
    All the primary-side switches can achieve the ZVS-on and are 
turned off at the small peak magnetizing current ILm0. Therefore, 
the switching losses of the primary-side switches are small and 
can be neglected. The total conduction losses of the four 
switches S1-S4 can be calculated as 
 214, 14, ,4 ( / 2)S con S on p rmsP R I   (23) 
where RS14,on is the on-state resistance of the primary-side 
switches S1-S4. 
As analyzed in Section III, the voltage stress of S1-S4 equals 
the input voltage Vin which is determined by the PV module 
properties (e.g., number of cells and material) and environmental 
conditions (i.e., solar irradiance and ambient temperature). In 
this paper, a maximum input voltage of 43 V is considered for 
the proposed converter, and thus, the 80-V eGaN FETs [54] 
from Efficient Power Conversion (EPC) Corporation are chosen 
for a sufficient voltage margin. The maximum RMS current 
flowing through S1-S4 is about 14.1 / 2 10  A (see Fig. 
9(b)). Considering the availability of 80-V GaN transistors, 
EPC2029 is finally selected for the implementation of S1-S4. 
IEEE TRANSACTIONS ON POWER ELECTRONICS 
 
Fig. 15. Double-pulse test on the GaN eHEMT GS66504B: (a) measured turn-
off waveforms of GS66504B, (b) comparison between the measured turn-off 
energy loss and the energy stored in the output capacitance of GS66504B at Vds 
= 200 V. 
2) Secondary-Side Switches S5-S6 
The voltage stress of the secondary-side switches S5-S6 is half 
of the output voltage Vo. The maximum output voltage is 430 V 
in this paper, and the maximum withstanding voltage of S5-S6 is 
about 215 V. Considering a 1.5-2 times voltage margin, the 
voltage rating of S5-S6 should be 322.5-430 V. However, the 
available voltage ratings of GaN transistors on the market were 
either below 200 V or above 600 V when the PV microinverter 
was designed in 2017. To the best of our knowledge, the 350-V 
and 400-V GaN transistors [55], [56] has not been 
commercialized until 2018. 
For a series of GaN transistors with the same voltage rating, 
their current ratings and drain-source on-state resistances are 
achieved by employing different numbers of standard die units 
in parallel. For instance, the numbers of die units inside the 650-
V GaN eHEMTs, GS66502B, GS66504B, GS66506T and 
GS66508B [57] are 2, 4, 6, and 8, respectively, as shown in Fig. 
14(a). Their drain-source on-state resistances are inversely 
proportional to the number of die units, whereas the parasitic 
input and output capacitances of a GaN transistor are 
proportional to the total die area. Thus, the lower the drain-
source on-state resistance, the higher the parasitic input and 
output capacitances. In this case, the gate drive loss and 
incomplete ZVS loss [61] will be increased. For the proposed 
converter, the incomplete ZVS range of S5-S6 is very small, as 
indicated in Fig. 12. Hence, the conduction loss and cost are the 
main factors affecting the selection of GaN transistors. Fig. 14 
(b) shows the market price of the 650-V GaN eHEMTs of GaN 
Systems. It can be seen that the price of a GaN transistor 
increases with respect to the number of die units inside. As 
mentioned before, the on-state resistance and conduction loss 
can be reduced with a higher number of die units, but the 
implementation cost will be increased as well. Therefore, as a 
trade-off between the cost and the power conversion efficiency, 
GS66504B with Nunit = 4 is selected for S5 and S6. 
The secondary switches S5-S6 can achieve the ZVS-on 
operation, but are turned off with a relatively large current, as 
shown in Fig. 4. Therefore, there may be an amount of turn-off 
losses if the turn-off speed is not fast enough. A double-pulse 
testing setup has been built up in order to explore the turn-off 
power losses of GS66504B devices. The turn-off waveforms at 
Vds = 200 V and Ids = 1.43 A are shown in Fig. 15(a). When the 
gate voltage Vgs falls to below the threshold voltage, the channel 
is cut off quickly, but the drain-source voltage Vds has not 
significantly increased. Therefore, the drain-source current is 
diverted to the output capacitor of the GaN eHEMT, causing Vds 
to rise from 0 to 200 V. The measured turn-off energy loss is 
approximately equal to the energy stored in the output capacitor 
Coss, as shown in Fig. 15(b). It should be noted that the calculated 
turn-off energy loss Eoff (  Eoss) is not truly dissipated during the 
turn-off period. If the switch is subsequently turned on under 
hard switching, then the energy stored in the output capacitor 
Coss, i.e., Eoss, will be dissipated on the channel. However, the 
switch in this converter can achieve the ZVS-on, which means 
that the energy stored in the output capacitor is transferred 
instead of being dissipated. Therefore, for the proposed 
converter, the secondary-side switches implemented with GaN 
HEMTs can achieve a quasi-lossless turn-off. 
    For the conduction loss of S5-S6, it can be calculated as 
 256, 56, 56,2S con S on S rmsP R I  (24) 
where RS56,on is the on-state resistance of S5 and S6, and IS56,rms is 
the RMS current flowing through S5 and S6. 
3) Secondary-Side Rectifier Diodes 
    The rectifier diodes D1-D4 are operating in the discontinuous 
conduction mode (DCM), and theoretically, the ZCS-off can be 
achieved for D1-D4, as shown in Fig. 4. In practice, however, the 
ZCS condition (i.e., iLr(a) = 0) cannot be always guaranteed due 
to the resonance of the parasitic output capacitors of rectifier 
diodes, resonant capacitor Cr, and series inductor Lr. If D1-D4 are 
implemented with silicon ultrafast recovery diodes, the reverse 
recovery losses will be high at the 1-MHz switching frequency 
despite of a quasi-ZCS operation. Hence, four 600-V SiC 
Schottky diodes, C3D02060E, are utilized in order to ensure a 
negligible reverse recovery loss at the 1-MHz switching 
frequency. 
    The conduction loss of the rectifier diodes can be calculated 
as 
2 2
, 12, 34, 12, 34,2( ) 2( )D con D avg D avg F D rms D rms DP I I V I I R  
 (25) 
where VF and RD are the voltage drop at the zero current and the 
resistance of the diode, respectively; ID12,avg and ID34,avg 
represent the average currents of D1-D2 and D3-D4, respectively; 
and ID12,rms and ID34,rms denote the RMS currents of D1-D2 and 
D3-D4, respectively. 
(a)
Vgs
Vds
IL
Ids
Vds×Ids
(b)
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Fig. 16.  Power loss density of ML91S material under sinusoidal excitation. 
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Fig. 17.  MMF distribution of different winding arrangements in the 
case of Np = 2: (a) non-interleaving winding arrangement: P-P-S-S, (b) 
interleaving winding arrangement: P-S-P-S, (c) 0.5P-S-P-S-0.5P. ‘P’ 
represents the primary winding and ‘S’ denotes the secondary winding. 
 
B. Magnetic Components 
Planar transformers and inductors are used in this research, 
and the magnetic core material is ML91S from Hitachi Metal, 
which has the lowest core loss density at the 1-MHz frequency 
among all available materials [46], [47]. Fig. 16 presents the 
power loss density data of the ML91S material under the 
sinusoidal excitation. With curve fitting, its Steinmetz 
parameters k, α and β can be obtained, as shown in Fig. 16. 
    For the proposed converter, the magnetic cores are excited 
with nonsinusodial voltages, and therefore, the core loss density 
can be calculated with the improved generalized Steinmetz 
equation (iGSE) [62] 
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Fig. 18.  Calculated power losses of planar transformers with different 
winding arrangements and different numbers of primary turns Np: (a) 
non-interleaving winding arrangements: P-S for Np = 1, P-P-S-S for Np 
= 2, P-P-P-S-S-S for Np = 3, (b) interleaving winding arrangement: P-
S for Np = 1, P-S-P-S for Np = 2, P-S-P-S-P-S for Np = 3, (c) 0.5P-S- 
0.5P for Np = 1, 0.5P-S-P-S-0.5P for Np = 2, 0.5P-S-P-S-P-S-0.5P for 
Np = 3. 
    The ac resistance of the winding increases dramatically with 
respect to the frequency due to the skin effect and proximity 
effect, and it can be calculated with the Dowell equation [63], 
[64]: 
 2
sinh sin sinh sin
(2 1)
2 cosh cos cosh cos
ac
dc
R
m
R
  (28) 
where / sh , h is the thickness of PCB traces,  s is the 
skin depth of the conductor, and m is a magnetomotive force 
(MMF) ratio 
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Fig. 20.  Calculated power losses of planar inductors with different numbers of 
turns NLr. 
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in which F(0) and F(h) are the MMFs at the borders of a layer. 
The winding loss calculation requires the RMS values of the 
harmonics of the resonant current iLr. Therefore, the resonant 
current is expanded based on Fourier series, as shown in the 
Appendix. 
1) Transformer 
    For the transformer in the proposed converter, applying the 
Faraday’s law to (26) yields a simplified core loss density 
equation: 
 (2 ) inv i s
p e
V
P k f
N A
  (30) 
where Np is the number of primary turns, and Ae is the effective 
sectional area of the magnetic core. 
The planar core ER32/6/25 and 2-layer PCB windings (70-
m copper thickness for each layer) are adopted to fabricate the 
transformer. For the PCB winding layout, three arrangements 
are explored, as illustrated in Fig. 17. As can be seen, different 
winding arrangements lead to different MMF distributions, 
which affect the ac resistance and power loss of windings. 
Compared with the non-interleaving (see Fig. 17(a)) and 
interleaving (see Fig. 17(b)) winding arrangements, the 
arrangement 0.5P-S-P-S-0.5P (see Fig. 17(a)) enables the 
minimum MMF ratio for windings, and therefore the ac 
resistance can be reduced. In addition to the power loss, the 
intra- and inter-winding capacitances of planar transformers 
will affect the converter operation, and they should be 
controlled as low as possible for the proposed converter. It is 
proved in [65] and [66] that the arrangement 0.5P-S-P-S-0.5P 
can achieve the minimum stray capacitance while maintaining 
the lowest resistance. 
Fig. 18 shows the calculated power losses of the planar 
transformers with different winding arrangements and different 
numbers of primary turns Np. As can be seen, the winding 
arrangement 0.5P-S-P-S-0.5P can achieve the minimum power 
losses compared with the other two arrangements. From Fig. 18, 
it can also be observed that with the increase of the number of 
primary turns Np, the core loss decreases, whereas the winding 
loss rises due to the increased resistance. The case when Np = 2 
allows the transformer to achieve the minimum power loss. 
2) Resonant Inductor 
    The voltage across the resonant inductor can be obtained as 
 ( ) ( ) ( ) ( )Lr ab cd Crv t v t v t v t   (31) 
    Substituting (8) and (10) into (31) yields vLr over half a 
switching cycle [0 ], i.e., 
2
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    For the magnetic flux density swing of the resonant inductor, 
it is related to the peak resonant current, which has three 
different cases, as illustrated in Fig. 19. Then, the flux density 
swing can be obtained as 
,
1
,
2, 0 2
2 ( ),
2 2
,
2
2
2
r Lr r
Lr Lr
Lr e Lr Lr e Lr
L I L
B
A
N A A
A
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 (34) 
where 1 1 / rA r Z , 
2 2
2 2 ,( / )r LrA r Z I , 
2 2arctan[( / ) / ]rr Z A , and , 1( / )sinLr rI r Z . 
The core loss can be subsequently calculated based on (26). 
The magnetic core ER26/6/15 and 2-layer PCB windings 
(70-m copper thickness for each layer) are used to implement 
the planar resonant inductor. The calculated power losses of 
planar inductors with different numbers of turns NLr are shown 
in Fig. 20. It is seen that NLr = 12 enables the inductor to achieve 
the minimum power loss. 
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Fig. 21.  Operation profile of the PV microinverter with fixed and variable DC-
link voltage control schemes. The profile of the PV output power PPV is 
determined by different PV panels as well as the environmental conditions (i.e., 
the solar irradiance and ambient temperature). 
Proposed
DC-DC 
Converter
Output
P
V
 
si
m
u
la
to
r
+
1
D
C
 p
o
w
e
r
 
su
p
p
ly
Ro
MPPT
algorithm
PI
Variable 
dc-link 
voltage
2
Switch state
1 MPPT
2 Voltage Reg.
Vin
+
 
 
+
 
PI
Iin
Vin
Vin Vo
Vo
Vo,ref
Modulator
1 2
DSP
 
 
+
 
 
Fig. 22. Control diagram of the proposed dc-dc converter with two operation 
modes: output (dc-link) voltage regulation or MPPT. 
C. Capacitors 
  The power losses in capacitors are generally composed of 
dielectric losses and thermal losses [67]. The dielectric losses 
associated with the cycle of charging and discharging of 
dielectrics are calculated as 
 0 tanCd r Cr sP C V f  (35) 
where tan δ is the dielectric loss factor of the chosen capacitor. 
  The thermal losses are derived as 
 2 ,Cth e Lr rmsP R I  (36) 
where Re is the equivalent series resistance of the resonant 
capacitor Cr. 
V. CONTROL STRATEGY, MODULATION IMPLEMENTATION, 
AND EXPERIMENTAL VERIFICATIONS 
A. Control Strategy 
Depending on the PV panel properties and the environmental 
conditions (i.e., the solar irradiance and ambient temperature), 
the PV output voltage and power at the maximum power points 
(MPPs) may change significantly. Fig. 21 depicts a typical 
operation profile, i.e., the maximum power with respect to the 
input voltage, for PV microinverter systems. In this case, the 
maximum power Pmax is 250 W when Vin is within [25 V, 38 V], 
but Pmax declines when Vin is out of this range. Six operating 
points are identified, as shown in Table III. 
Table III 
IDENTIFIED SIX OPERATING POINTS WITH FIXED AND VARIABLE DC-
LINK VOLTAGE CONTROL STRATEGIES 
Operating 
point 
PV 
voltage 
VPV 
PV 
power 
PPV 
DC-link voltage 
Vo under the 
variable DC-link 
voltage control 
DC-link voltage 
Vo under the 
fixed DC-link 
voltage control 
A 17 V 170 W 340 V NaN 
B 25 V 250 W 340 V 400 V 
C 30 V 250 W 340 V 400 V 
D 34 V 250 W 340 V 400 V 
E 38 V 250 W 380 V 400 V 
F 43 V 200 W 430 V NaN 
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Fig. 23.  Modulation waveforms based on TMS320F28075 DSP (a)  > d,s, (b) 
   d,s. PRD1 and PRD2 represent the period registers of the two ePWM 
modules (ePWM1 and ePWM2), PHS2 is the phase register of ePWM2, 
CMP2A and CMP2B are the counter-compare A and B registers of ePWM2. 
CAU indicates the event when the counter CTR2 equals the active CMP2A 
resister and CTR2 is incrementing. CAD indicates the event when the counter 
CTR2 equals the active CMP2A resister and CTR2 is decrementing. CBU 
indicates the event when the counter CTR2 equals the active CMP2B resister 
and CTR2 is incrementing. CBD indicates the event when the counter CTR2 
equals the active CMP2B resister and CTR2 is decrementing. Z and P represents 
the events when the counter equals zero and the period, respectively. 
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Fig. 24.  Photo of the PV microinverter prototype. 
TABLE IV 
PARAMETERS OF THE CONVERTER PROTOTYPE 
Parameters Values 
Input voltage VinN 17-43 V 
Nominal input voltage VinN 34 V 
Most probable PV (input) voltage 
range 
20-40 V 
Output voltage Vo 340-430 V 
Rated power PN 250 W 
Transformer turns ratio n = Ns : Np 10 
Magnitizing inductance Lm 152 H 
Resonant inductor Lr 34 H 
Resonant capacitor Cr 0.75 nF 
Switching frequency fs 1 MHz 
Primary-side switches S1-S4 eGaN FET, EPC2029 
Rds,on = 3.2 m 
Secondary-side switches S5-S6 GaN eHEMT, GS66504B 
Rds,on = 100 m 
Rectifier diodes D1-D4 SiC Schottky Diode, C3D02060E 
DC-link capacitors Co1& Co2 LGJ2E181MELB15, 180 F/250 V 
 
 
 
In the PV microinverter systems (see Fig. 1), the dc-link 
voltage can be regulated either by the front-end dc-dc stage or 
by the dc-ac inverter stage. If the MPPT is implemented with 
the dc-dc stage, then the dc-link voltage will be regulated by the 
inverter stage, and vice versa. However, it is not necessary to 
always keep the DC-link voltage constant [9]. In this paper, a 
variable DC-link voltage control is proposed, as shown in Fig. 
21. When the input PV voltage Vin is lower than 34 V, the dc-
link (output) voltage will be always regulated to 340 V; 
however, when Vin is higher than 34 V, then the dc-link (output) 
voltage reference will rise with the increase of Vin. Thus, the 
input voltage range can be extended from [20 V, 40 V] with the 
conventional fixed dc-link voltage control to [17 V, 43 V] with 
the new control. In the meanwhile, the RMS currents under the 
variable dc-link voltage control are also reduced which is 
beneficial to efficiency improvement. 
As aforementioned, the proposed dc-dc converter can be 
controlled either to achieve the MPPT of the PV panel or to 
regulate the dc-link voltage. In order to demonstrate the 
feasibility of the proposed converter in both cases, a flexible 
control scheme is applied, as shown in Fig. 22. If operation 
mode 1 is enabled, the proposed dc-dc converter will be 
connected to a PV simulator and it will be controlled to achieve 
the MPPT; if operation mode 2 is selected, then the proposed 
converter will be powered by a dc power supply and it will be 
used to regulate the output voltage to the reference Vo,ref. 
B. Modulation Implementation 
    Two enhanced pulse width modulator (ePWM) peripherals 
of TMS320F28075 digital signal processor (DSP), i.e., ePWM1 
and ePWM2, are utilized, and their output signals are 
EPWM1A/EPWM1B and EPWM2A/EPWM2B, respectively. 
EPWM1A and EPWM1B are the gate signals of S1&S4 and 
S2&S3, respectively. EPWM2A and EPWM2B are used to 
control S5 and S6, respectively. Each time-base counter CTR of 
the ePWM modules is running in the count-up-and-down mode, 
and the period registers of ePWM1 and ePWM2 are the same. 
The dead time of EPWM1A (S1&S4) and EPWM1B (S2&S3) is 
achieved by using the dead-band submodule of ePWM1. There 
is a phase shift PHS2 between the two counters (CTR2 and 
CTR1) of ePWM2 and ePWM1. The phase shift is used to 
generate the turn-on delay of S5 and S6 with respect to the turn-
off events of S1&S4 and S2&S3, as indicated by d,s in Fig. 11. 
    The values of the period registers PRD1 and PRD2 are 
determined by 
 1 2 / (2 )s cpuPRD PRD f f  (37) 
where fcpu is the clock frequency of the microcontroller. For the 
two counter-compare registers CMP2A and CMP2B, their 
values and actions generated by the “CTR2 = CMP2A/B” event 
are different in two cases: 
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The modulation scheme enables the converter control variable, 
i.e., the phase shift , to be adjusted from 0 to . 
C. Experimental Verifications 
A 250-W converter prototype with the dimension of 14.8 cm 
 9.8 cm  2 cm has been built up, as shown in Fig. 24. The 
detailed parameters are listed in Table IV. The steady-state 
performance at the six operating points (see Table III) are 
shown in Fig. 25. As can be seen, the steady-state waveforms 
are in close agreement with the theoretical analysis in Section 
II. 
As stated in Section V-A, there are two control options for 
the dc-dc stage in microinverter applications, i.e., the dc-dc 
converter can be used either to achieve the MPPT or to regulate 
the dc-link voltage. Fig. 26 presents the dynamic experimental 
waveforms of the proposed converter with the output voltage 
closed-loop control (i.e., operation mode 2 is enabled in Fig. 
22). As can be seen, the output voltage Vo can be regulated to 
the reference being 340 V after the load changes. A good 
dynamic performance is achieved: the transition time is less 
than 10 ms and the voltage overshoot and undershoot are quite 
small, i.e., less than 5 V. 
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Fig. 25.  Steady-state performance of the proposed converter under different conditions (see Fig. 21 and Table III): (a) operating point A: Vin = 17 V, Vo = 340 V, 
Po = 170 W; (b) operating point B: Vin = 25 V, Vo = 340 V, Po = 250 W; (c) operating point C: Vin = 30 V, Vo = 340 V, Po = 250 W; (d) operating point D: Vin = 34 
V, Vo = 340 V, Po = 250 W; (e) operating point E: Vin = 38 V, Vo = 380 V, Po = 250 W; (f) operating point F: Vin = 43 V, Vo = 430 V, Po = 220 W. 
Then, the MPPT control mode (i.e., operation mode 1 in Fig. 
22) is selected for the proposed dc-dc converter, and the 
experimental dynamic performance is tested, as shown in Fig. 
27. It is seen that the proposed converter with the MPPT control 
enables the PV simulator to track its maximum power points 
under different conditions. 
The soft-switching performance of the proposed converter is 
tested at different operating points, as shown in Fig. 28. Due to 
the symmetry of the topology and the modulation scheme, only 
the waveforms of S4 and S6 are given. As can be seen, the drain-
source voltage has fallen to zero before the corresponding gate-
source voltage rises to its threshold voltage. That is, the  
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Fig. 26. Transient performance of the proposed converter with the output 
voltage closed-loop control (the input voltage Vin = 30 V and the output voltage 
reference Vo_ref = 340 V): (a) transition between P = 250 W and P = 125 W, (b) 
zoomed-in waveforms at P = 250 W, (c) zoomed-in waveforms at P = 125 W. 
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Fig. 27. Measured PV MPPT waveforms of the proposed converter powered by 
a PV simulator. At t = 2 s, the PV simulator is connected with the converter 
prototype, and the PV simulator operates at its maximum power point being 
250 W after a short transition; at t = 5 s, the maximum power of the PV 
simulator steps to 125 W, and the MPPT controlled converter allows the PV 
simulator to track its maximum power point at 125 W. 
antiparallel diode conducts before the gate signal is applied. 
Thus, the ZVS-on is achieved, leading to a negligible turn-on 
loss for the switches. 
    The measured efficiency curves of the proposed converter 
with the variable dc-link voltage control (see Fig. 21) at 
different input voltages are shown in Fig. 29(a). As can be seen, 
(a)
ZVS
Vds4 
(10 V/div)
Vgs6 (5 V/div)
Vgs4
(2 V/div)
Vds6 (100 V/div)
Time (40 ns/div)
Vds4 
(10 V/div)
Vgs6 
(5 V/div)
Vgs4
(2 V/div)
Vds6  
(100 V/div)
Time (400 ns/div) Time (40 ns/div)
Time (40 ns/div)
ZVS
ZVS
(b)
Vds4 
(20 V/div)
Vgs6 
(5 V/div)
Vgs4
(2 V/div)
Vds6  
(100 V/div)
Time (400 ns/div) Time (40 ns/div)
Time (40 ns/div)
ZVS
ZVS
(d)
Vds4 
(20 V/div)
Vgs6 
(5 V/div)
Vgs4
(2 V/div)
Vds6  
(100 V/div)
Time (400 ns/div) Time (40 ns/div)
Time (40 ns/div)
ZVS
ZVS
(c)
 
Fig. 28.  Soft-switching waveforms of the proposed converter at different 
operating points: (a) operating point A: Vin = 17 V, Vo = 340 V, Po = 170 W; (b) 
operating point B: Vin = 25 V, Vo = 340 V, Po = 250 W; (c) operating point E: 
Vin = 38 V, Vo = 380 V, Po = 250 W; (d) operating point F: Vin = 43 V, Vo = 
430 V, Po = 200 W. 
peak efficiencies over 95% are achieved for a wide input 
voltage range, i.e., Vin = 25 V, 30 V, 34 V, 38 V and 43 V. The 
measured full-load (250-W) efficiency increases with respect to 
the input voltage. This is due to the fact that the RMS currents 
and conduction losses reduce as the input voltage rises. When 
the proposed converter is controlled to have a constant dc-link 
(output) voltage 400 V, the efficiency is measured at different 
input voltages Vin = 25 V, 34 V and 38 V, as shown in Fig. 29(b). 
It can be seen that the variable dc-link voltage control enables 
a significant efficiency improvement for the proposed converter. 
Moreover, the proposed variable dc-link voltage control allows  
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Fig. 29. Measured efficiency of the converter prototype: (a) efficiency curves 
at different input voltages with the variable dc-link voltage control; (b) 
efficiency comparison between the variable and fixed dc-link voltage control 
schemes; solid lines represent the efficiencies with the variable dc-link voltage 
control and dashed lines are the results with the fixed dc-link voltage control. 
the converter to cope with a more wide input voltage range Vin 
[17 V, 43 V] than the conventional fixed dc-link voltage 
control (Vin [20 V, 40 V]). 
    The power losses of the main components are calculated at 
different input voltages and control schemes, as shown in Fig. 
30. Overall, the power semiconductors devices (S1-S4, S5-S6, D1-
D4) and magnetic components (transformer Tx and resonant 
inductor Lr) represent the major power loss sources. The power 
losses of S1-S4, S5-S6, D1-D4 and Lr decline with respect to the 
increase of Vin, whereas the power loss of Tx rises due to the 
increased core loss at a higher input voltage Vin. Meanwhile, it 
is seen from Fig. 30 that the power losses of D1-D4 become 
higher with the variable dc-link voltage control; it is because 
D1-D4 suffer from a higher rectifier current in comparison with 
the fixed dc-link voltage (Vo = 400 V) control. Nevertheless, the 
new control scheme enables to reduce the power losses of other 
main components S1-S4, S5-S6, Tx, and Lr. Therefore, higher 
power conversion efficiencies can be achieved for the proposed 
converter. 
VI. CONCLUSION 
In this paper, a new dual-mode rectifier based series resonant 
dc-dc converter is proposed for PV microinverter applications. 
The modulation, operation principles, and key characteristics 
are analyzed. A detailed power loss modeling and design 
optimization of main components are performed, and a variable 
dc-link voltage control scheme is introduced to the proposed  
(c)
(b)
(a)
 
Fig. 30. Power loss breakdown of the proposed converter with different input 
voltages and control schemes. (a) Vin = 25 V, P = 250 W. (b) Vin = 34 V, P = 
250 W. (c) Vin = 38 V, P = 250 W. 
converter. A 1-MHz 250-W converter prototype is tested and 
the experimental results have verified the theoretical analysis. 
The proposed converter with the variable dc-link voltage 
control can cope with a wide input voltage range, e.g., from 17 
V to 43 V. The active switches and diodes can achieve ZVS-on 
and ZCS-off, respectively. Compared with the conventional 
constant dc-link voltage control, the proposed variable dc-link 
voltage control enables a remarkable efficiency improvement. 
High power conversion efficiencies (peak efficiency = 95.5 %) 
can thus be achieved over the wide input voltage range from 17 
V to 43 V, as tested on the 250-W prototype. Therefore, the 
proposed topology is a promising converter candidate for PV 
microinverter systems. 
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APPENDIX 
    The secondary and primary transformer RMS currents are 
expressed as 
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where . 
    The resonant current in (8) and (10) can be expanded into 
its Fourier series: 
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Then, the RMS value of the nth harmonic of the resonant 
current can be obtained as 
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